

Response to Office Action Mailed December 19, 2001

AB
com
forming a layer of first material on the top surface of the wafer, the layer of first material having a top surface, the top surface of the layer of first material having a first lower level and a first upper level that lies above the first lower level;

forming a layer of second material on the top surface of the layer of first material; and
chemically-mechanically polishing the layer of second material and the underlying layer of first material with a slurry until the layer of second material is all removed from the layer of first material without changing the slurry to form the planarized layer of material.

A6
5. (Amended) The method of claim 2

wherein the planarized layer of material has a thickness over the wafer upper level,
and

wherein the layer of first material is formed such that the first lower level lies above the wafer upper level by a value that is equal to or greater than the thickness.

A7
13. (Amended) The method of claim 10

wherein the planarized layer of material has a thickness over the wafer upper level,
and

wherein the layer of first material is formed such that the first lower level lies above the wafer upper level by a value that is equal to or greater than the thickness.

Please add the following new claims:

--18. A method of planarizing a layer of semiconductor material on a processed wafer, the wafer having a top surface, the top surface having a wafer lower level and a wafer upper level that lies above the wafer lower level, the method comprising the steps of:

A8
forming a layer of first material on the top surface of the wafer, the layer of first material having a top surface, the top surface of the layer of first material having a first lower level and a first upper level that lies above the first lower level;

forming a layer of second material on the top surface of the layer of first material; and
chemically-mechanically polishing the layer of second material and the underlying layer of first material until the layer of first material is substantially planar to form a

planarized layer of first material, the planarized layer of first material covering the wafer upper level of the top surface of the wafer.

19. The method of claim 18 wherein the first lower level lies above the wafer upper level.

20. The method of claim 19 wherein the planarized layer of first material has a thickness over the wafer upper layer, and

wherein the layer of first material is formed such that the first lower level lies above the wafer upper level by a value that is equal to or greater than the minimum thickness.

21. The method of claim 18 wherein the first material is doped polysilicon.

22. The method of claim 18 and further comprising the step of forming a layer of third material on the planarized layer of first material.

23. The method of claim 18 wherein the layer of first material makes an electrical contact with a device on the wafer.--

AS
mul
Pul
C2]